Andrew Kelley 0bebb688fb stage2: change max int align from 8 to 16 for more ISAs
These targets now have a similar disagreement with LLVM about the
alignment of 128-bit integers as x86_64:
 * riscv64
 * powerpc64
 * powerpc64le
 * mips64
 * mips64el
 * sparcv9

See #2987
2022-05-04 19:11:02 -07:00
..
2022-04-19 19:42:15 -05:00
2022-05-03 05:28:34 +02:00
2022-04-24 23:01:06 -04:00
2022-04-27 12:20:44 -07:00
2022-03-08 20:38:12 +02:00
2022-04-20 17:18:06 -07:00
2022-01-07 00:06:06 -05:00
2022-05-01 14:41:12 -04:00
2022-04-14 10:12:45 -07:00
2022-04-27 12:20:44 -07:00
2022-04-21 14:39:41 -04:00
2022-04-14 10:12:45 -07:00
2022-04-20 05:31:24 -07:00
2022-04-15 17:01:01 -05:00
2022-01-07 00:06:06 -05:00
2022-01-29 13:57:14 +11:00