Timon Kruiper d33766e6c7 Make sure that ZigTypeVector and ZigTypeArray have the same memory layout
Throughout the stage1 code it is assumed that these have the same layout,
but that was not the case. This caused an issue on 32-bit hardware.
2020-04-01 20:50:13 +02:00
..
2019-04-04 22:07:15 -04:00
2019-04-04 22:07:15 -04:00
2018-09-05 23:23:11 -04:00
2019-09-22 15:58:57 -04:00
2020-02-10 21:08:08 -05:00
2020-02-28 14:51:53 -05:00
2020-02-28 14:51:53 -05:00
2020-02-10 21:08:08 -05:00
2016-09-19 11:54:01 -04:00
2020-03-27 22:24:40 -04:00
2020-02-16 19:16:08 -05:00
2020-02-10 21:08:08 -05:00
2020-02-10 21:08:08 -05:00
2020-02-10 21:08:08 -05:00
2020-02-10 21:08:08 -05:00
2020-02-10 21:08:08 -05:00
2020-02-10 21:08:08 -05:00
2020-02-10 21:08:08 -05:00
2020-02-10 21:08:08 -05:00
2020-03-21 09:54:49 +01:00
2020-03-27 23:43:21 -04:00
2020-02-10 21:08:08 -05:00
2020-02-16 19:16:08 -05:00
2020-02-10 21:08:08 -05:00
2018-10-27 11:35:01 -04:00
2020-02-16 13:25:30 -05:00