zig/src/codegen
joachimschmidt557 c2beaba85a stage2 ARM: fix callee_preserved_regs
Previously, the registers included r0, r1, r2, r3 which are not
included in the callee saved registers according to the Procedure Call
Standard for the ARM Architecture.
2021-02-09 23:57:43 +01:00
..
2021-01-23 18:18:07 -07:00
2021-01-19 15:28:17 +01:00
2020-09-21 18:38:55 -07:00
2021-02-09 23:57:43 +01:00
2021-02-01 15:45:11 +02:00
2020-09-21 18:38:55 -07:00
2020-09-21 18:38:55 -07:00
2020-09-21 18:38:55 -07:00
2020-09-21 18:38:55 -07:00