David Rubin 350ad90cee riscv: totally rewrite how we do loads and stores
this commit is a little too large to document fully, however the main gist of it this

- finish the `genInlineMemcpy` implement
- rename `setValue` to `genCopy` as I agree with jacob that it's a better name
- add in `genVarDbgInfo` for a better gdb experience
- follow the x86_64's method for genCall, as the procedure is very similar for us
- add `airSliceLen` as it's trivial
- change up the `airAddWithOverflow implementation a bit
- make sure to not spill of the elem_ty is 0 size
- correctly follow the RISC-V calling convention and spill the used calle saved registers in the prologue
and restore them in the epilogue
- add `address`, `deref`, and `offset` helper functions for MCValue. I must say I love these,
they make the code very readable and super verbose :)
- fix a `register_manager.zig` issue where when using the last register in the set, the value would overflow at comptime.
was happening because we were adding to `max_id` before subtracting from it.
2024-05-11 02:17:11 -07:00
..
2024-05-05 15:58:08 -04:00
2024-03-19 11:45:09 -07:00
2024-03-29 22:15:17 -07:00
2024-03-21 14:11:46 -07:00
2024-02-23 02:37:11 -07:00
2024-03-19 11:45:09 -07:00
2024-05-08 19:37:28 -07:00
2024-05-03 20:58:02 -07:00
2024-03-21 14:11:46 -07:00
2024-03-21 14:11:46 -07:00
2024-03-15 02:28:50 -04:00
2024-03-10 18:13:30 -07:00
2024-03-21 14:11:46 -07:00
2024-05-05 15:58:08 -04:00
2024-03-10 18:13:30 -07:00
2024-03-10 18:13:30 -07:00
2024-03-21 14:11:46 -07:00
2024-04-23 17:57:56 -07:00
2024-02-05 11:55:14 +03:30
2024-03-19 11:45:09 -07:00
2024-02-09 14:02:57 -08:00
2024-04-15 15:24:30 -07:00
2024-03-19 11:45:09 -07:00
2024-02-08 15:39:28 +01:00
2024-03-21 14:11:46 -07:00
2024-03-21 14:11:46 -07:00
2023-10-21 21:24:55 +00:00