mlugg f6abf022b7
AstGen: elide block instruction when already in empty body
In the code `if (cond) { ... }`, the "then body" of the `if` is
technically a block. However, we don't need to emit a real ZIR `block`
corresponding to it, because we are already within a condbr body; we
have a separate gz, and appropriate scoping for allocs and debug
variables. In this case, and many like it, we can trivially elide the
block here, instead emitting the block statements directly into the
current `GenZir`. This results in a significant decrease in ZIR bytes
for real code.
2024-02-29 23:38:17 +00:00
..
2024-02-25 19:12:08 -08:00
2024-02-26 20:11:43 -08:00
2024-02-23 02:37:11 -07:00
2023-11-22 13:24:27 -05:00
2023-11-22 19:08:55 -07:00
2024-02-25 19:12:08 -08:00
2023-10-23 22:42:18 -04:00
2024-02-12 05:25:07 +01:00
2024-02-05 11:55:14 +03:30
2023-10-25 04:28:30 -04:00
2024-02-09 14:02:57 -08:00
2024-01-24 12:48:12 +01:00
2023-11-03 23:18:21 -04:00
2024-02-28 04:30:49 +01:00
2024-02-01 15:22:36 +02:00
2024-02-08 15:39:28 +01:00
2024-02-26 21:35:33 -07:00
2024-02-25 11:22:10 +01:00
2024-02-26 20:11:43 -08:00
2023-10-21 21:24:55 +00:00