zig/src/codegen
Andrew Kelley bdbedff910 stage2: LLVM backend: properly set module target data
Also fix tripping LLVM assert having to do with 0 bit integers.
stage2 behavior tests now run clean in a debug build of llvm 12.
2021-09-29 15:33:45 -07:00
..
2021-09-28 22:38:51 -07:00
2021-09-24 13:39:20 -04:00
2021-09-24 13:39:20 -04:00