Alex Rønne Petersen
5d019abe4e
start adding big endian RISC-V support
...
The big endian RISC-V effort is mostly driven by MIPS (the company) which is
pivoting to RISC-V, and presumably needs a big endian variant to fill the niche
that big endian MIPS (the ISA) did.
GCC already supports these targets, but LLVM support will only appear in 22;
this commit just adds the necessary target knowledge and checks on our end.
2025-08-25 16:15:17 +02:00
..
2024-09-09 12:35:49 +03:00
2024-09-09 12:35:49 +03:00
2024-02-28 13:21:05 -07:00
2024-09-09 12:35:49 +03:00
2025-04-28 00:24:09 +02:00
2025-02-22 17:09:20 -08:00
2025-08-11 15:52:49 -07:00
2024-09-09 12:35:49 +03:00
2024-09-09 12:35:49 +03:00
2025-08-01 14:57:16 -07:00
2024-10-31 20:42:53 +00:00
2024-02-28 13:21:05 -07:00
2024-09-12 16:01:23 +01:00
2025-08-25 16:15:17 +02:00
2025-07-07 22:43:53 -07:00
2025-08-11 15:52:49 -07:00
2024-09-09 12:35:49 +03:00
2024-09-12 16:01:23 +01:00
2025-08-11 15:52:49 -07:00
2024-04-22 15:31:41 -07:00
2025-08-11 15:52:49 -07:00
2024-02-28 13:21:05 -07:00
2025-08-11 15:52:49 -07:00
2024-09-09 12:35:49 +03:00
2024-09-09 12:35:49 +03:00
2024-02-28 13:21:05 -07:00
2024-09-12 16:01:23 +01:00
2025-08-25 16:15:17 +02:00
2024-10-31 20:42:53 +00:00
2024-09-09 12:35:49 +03:00
2025-08-11 15:52:49 -07:00
2024-02-28 13:21:05 -07:00
2025-08-11 15:52:49 -07:00
2025-02-17 19:18:19 +01:00
2025-07-07 22:43:53 -07:00