Felix Queißner 7c74edec8d

Adds new cpu architectures propeller1 and propeller2. (#21563) ...

* Adds new cpu architectures propeller1 and propeller2.

These cpu architectures allow targeting the Parallax Propeller 1 and Propeller 2, which are both very special microcontrollers with 512 registers and 8 cpu cores.

Resolves #21559

* Adds std.elf.EM.PROPELLER and std.elf.EM.PROPELLER2
* Fixes missing switch prongs in src/codegen/llvm.zig
* Fixes order in std.Target.Arch

---------

Co-authored-by: Felix "xq" Queißner <git@random-projects.net>

2024-10-04 13:53:28 -07:00

..

compiler

Merge pull request #21572 from alexrp/tests-llvm-targets

2024-10-04 19:37:12 +02:00

compiler_rt

Merge pull request #21570 from alexrp/windows-itanium

2024-10-03 21:53:22 +02:00

docs

Replace deprecated default initializations with decl literals

2024-09-12 16:01:23 +01:00

fuzzer/web

Replace deprecated default initializations with decl literals

2024-09-12 16:01:23 +01:00

include

clang: Update compiler-provided C headers to Clang 19.1.0.

2024-09-19 18:20:21 -07:00

init

fix init template for new fuzz testing API

2024-09-11 13:41:29 -07:00

libc

libc: Work around LLVM's misassembly of j <reg> on mips r6.

2024-09-23 17:26:30 -07:00

libcxx

libcxx: Update to LLVM 19.1.0.

2024-09-19 18:20:22 -07:00

libcxxabi

libcxxabi: Update to LLVM 19.

2024-09-19 18:20:21 -07:00

libunwind

libunwind: Update gcc_personality_v0.c to LLVM 19.1.0.

2024-09-21 01:16:47 +02:00

std

Adds new cpu architectures propeller1 and propeller2. (#21563)

2024-10-04 13:53:28 -07:00

tsan

tsan: Update to LLVM 19.1.0.

2024-09-24 23:58:21 -07:00

c.zig

compiler,lib,test,langref: migrate @setCold to @branchHint

2024-08-27 00:44:35 +01:00

compiler_rt.zig

stage2-wasm: bit_reverse

2024-06-16 11:53:33 +02:00

fuzzer.zig

Replace deprecated default initializations with decl literals

2024-09-12 16:01:23 +01:00

zig.h

zig.h: Improve portability of zig_trap() and zig_breakpoint().

2024-09-23 17:34:15 -07:00