Andrew Kelley 28a9da8bfc stage2: implement while loops (bool condition)
* introduce a dump() function on Module.Fn which helpfully prints to
   stderr the ZIR representation of a function (can be called before
   attempting to codegen it). This is a debugging tool.
 * implement x86 codegen for loops
 * liveness: fix analysis of conditional branches. The logic was buggy
   in a couple ways:
   - it never actually saved the results into the IR instruction (fixed now)
   - it incorrectly labeled operands as dying when their true death was
     after the conditional branch ended (fixed now)
 * zir rendering is enhanced to show liveness analysis results. this
   helps when debugging liveness analysis.
 * fix bug in zir rendering not numbering instructions correctly

closes #6021
2020-08-13 20:32:32 -07:00
..
2020-08-11 15:49:43 -04:00
2020-08-01 17:15:53 +03:00
2020-04-28 19:11:31 -06:00
2020-06-07 22:39:35 +10:00
2020-08-11 15:49:43 -04:00
2020-07-05 21:11:42 +00:00
2020-08-10 17:05:39 -07:00
2020-02-16 13:25:30 -05:00
2020-06-09 13:36:17 -04:00
2020-08-04 23:04:20 -07:00
2020-05-24 10:04:09 -04:00
2020-02-22 12:44:21 +01:00
2020-07-14 17:19:17 -07:00
2020-08-04 23:04:20 -07:00
2020-06-01 14:43:13 -04:00
2020-06-18 20:35:03 -04:00