joachimschmidt557
|
c5ec096b2f
|
stage2 AArch64: add logical (shifted register) instructions
|
2021-01-01 14:43:12 -08:00 |
|
Jakub Konka
|
2082c27557
|
stage2+aarch64: clean up offset helper structs
|
2020-12-09 17:21:21 +01:00 |
|
Jakub Konka
|
e91dbab256
|
stage2+aarch64: fix stage2 tests
|
2020-12-09 17:21:17 +01:00 |
|
Jakub Konka
|
21dae538ca
|
stage2+aarch64: add load and store pair of registers instructions
|
2020-12-09 17:20:14 +01:00 |
|
Jakub Konka
|
c749b78df5
|
stage2 macho: add orr and orn instructions
|
2020-11-26 11:50:09 +01:00 |
|
Jakub Konka
|
39336fd2e9
|
stage2 aarch64: assert register is 64bits in PCrel
Thanks @joachimschmidt557 for pointing out this fix!
|
2020-11-18 10:12:39 +01:00 |
|
Jakub Konka
|
5ff8dd179e
|
stage2 aarch64: add PC relative address instructions
|
2020-11-18 08:46:52 +01:00 |
|
Jakub Konka
|
8f47e8feb6
|
stage2 aarch64: add NOP instruction
|
2020-11-16 13:37:38 -08:00 |
|
Jakub Konka
|
f512676d0b
|
stage2 aarch64: add str instruction
|
2020-11-11 14:34:53 +01:00 |
|
Jakub Konka
|
f1960302d1
|
stage2 aarch64: add ldr instruction + smoke tests
|
2020-11-11 14:34:53 +01:00 |
|
joachimschmidt557
|
aa9df72f71
|
stage2 AArch64: MoveWideImmediate instructions + test coverage
|
2020-11-11 14:34:53 +01:00 |
|
joachimschmidt557
|
4c8f69241a
|
stage2 aarch64: add more instructions
|
2020-11-11 14:34:53 +01:00 |
|
joachimschmidt557
|
3c75d723ac
|
stage2 aarch64: add codegen/aarch64.zig
|
2020-11-11 14:34:53 +01:00 |
|
Jakub Konka
|
4ef6864a15
|
Add move wide with zero (movz) instruction
|
2020-11-11 14:34:53 +01:00 |
|
Jakub Konka
|
68bb1e91aa
|
Add testcase for serializing svc #0x80
|
2020-11-11 14:34:53 +01:00 |
|
Jakub Konka
|
d542e88706
|
Implement genAsm on aarch64
Add remaining PCS info: param and return registers in procedure calls.
|
2020-11-11 14:34:53 +01:00 |
|
joachimschmidt557
|
5ad501c00b
|
stage2 aarch64: add codegen/aarch64.zig
|
2020-11-11 14:34:53 +01:00 |
|