mirror of
https://github.com/ziglang/zig.git
synced 2025-12-06 14:23:09 +00:00
std.debug.Dwarf: add SPARC register number mappings
This commit is contained in:
parent
b2732645b7
commit
a36dab2f90
@ -1437,6 +1437,7 @@ pub fn ipRegNum(arch: std.Target.Cpu.Arch) ?u16 {
|
|||||||
.powerpc, .powerpcle, .powerpc64, .powerpc64le => 67,
|
.powerpc, .powerpcle, .powerpc64, .powerpc64le => 67,
|
||||||
.riscv32, .riscv32be, .riscv64, .riscv64be => 65,
|
.riscv32, .riscv32be, .riscv64, .riscv64be => 65,
|
||||||
.s390x => 65,
|
.s390x => 65,
|
||||||
|
.sparc, .sparc64 => 32,
|
||||||
.x86 => 8,
|
.x86 => 8,
|
||||||
.x86_64 => 16,
|
.x86_64 => 16,
|
||||||
else => null,
|
else => null,
|
||||||
@ -1453,6 +1454,7 @@ pub fn fpRegNum(arch: std.Target.Cpu.Arch) u16 {
|
|||||||
.powerpc, .powerpcle, .powerpc64, .powerpc64le => 1,
|
.powerpc, .powerpcle, .powerpc64, .powerpc64le => 1,
|
||||||
.riscv32, .riscv32be, .riscv64, .riscv64be => 8,
|
.riscv32, .riscv32be, .riscv64, .riscv64be => 8,
|
||||||
.s390x => 11,
|
.s390x => 11,
|
||||||
|
.sparc, .sparc64 => 30,
|
||||||
.x86 => 5,
|
.x86 => 5,
|
||||||
.x86_64 => 6,
|
.x86_64 => 6,
|
||||||
else => unreachable,
|
else => unreachable,
|
||||||
@ -1469,6 +1471,7 @@ pub fn spRegNum(arch: std.Target.Cpu.Arch) u16 {
|
|||||||
.powerpc, .powerpcle, .powerpc64, .powerpc64le => 1,
|
.powerpc, .powerpcle, .powerpc64, .powerpc64le => 1,
|
||||||
.riscv32, .riscv32be, .riscv64, .riscv64be => 2,
|
.riscv32, .riscv32be, .riscv64, .riscv64be => 2,
|
||||||
.s390x => 15,
|
.s390x => 15,
|
||||||
|
.sparc, .sparc64 => 14,
|
||||||
.x86 => 4,
|
.x86 => 4,
|
||||||
.x86_64 => 7,
|
.x86_64 => 7,
|
||||||
else => unreachable,
|
else => unreachable,
|
||||||
|
|||||||
Loading…
x
Reference in New Issue
Block a user