mirror/zig
1
0
Fork 0
mirror of https://github.com/ziglang/zig.git synced 2025-12-06 06:13:07 +00:00
Code Issues Packages Projects Releases Wiki Activity

x86_64: spill eflags when initializing bool vector

Browse Source
This commit is contained in:
Matthew Lugg 2025-10-31 13:01:42 +00:00
parent 20bd5e8018
commit 6576c3b898
No known key found for this signature in database
GPG Key ID: 3F5B7DCCBF4AF02E
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/codegen/x86_64/CodeGen.zig
View File

@ -180028,6 +180028,8 @@ fn airAggregateInitBoolVec(self: *CodeGen, inst: Air.Inst.Index) !void {
{
const dst_lock = self.register_manager.lockRegAssumeUnused(dst_reg);
defer self.register_manager.unlockReg(dst_lock);
try self.spillEflagsIfOccupied();
try self.asmRegisterRegister(
.{ ._, .xor },
registerAlias(dst_reg, @min(result_size, 4)),